0% Complete
صفحه اصلی
/
پنجمین کنفرانس بین المللی میکروالکترونیک ایران
High-level synthesis-based approach for CNN acceleration on FPGA
نویسندگان :
Adib Hosseiny
1
Hadi Jahanirad
2
1- دانشگاه کردستان
2- دانشگاه کردستان
کلمات کلیدی :
CNN،FPGA،HLS،Deep learning
چکیده :
This paper presents a comprehensive approach to implementing Convolutional Neural Networks (CNNs) on Field-Programmable Gate Arrays (FPGAs). CNNs have become a cornerstone in numerous fields, enabling breakthroughs in areas such as computer vision, natural language processing, and speech recognition. CNNs comprise multiple layers designed to perform various computations. In this research, we propose a general methodology using High-level synthesis(HLS) tools for implementing CNNs on FPGAs and provide several use cases demonstrating competitive FPGA resource utilization in comparison to state-of-the-art works. Our experimental results demonstrate a significant reduction in resource utilization for DPS units, amounting to approximately 80% when compared to other neural network accelerators deployed on FPGAs. Furthermore, we have accomplished a noteworthy 50% reduction in Look-Up Table (LUT) usage compared to alternative accelerators, alongside an overall superior performance in comparison to CPU or GPU implementations.
لیست مقالات
لیست مقالات بایگانی شده
طراحی نوسانگر ولتاژ پایین با کمترین نویزفاز گزارش شده در ناحیه 1/f^3 در فرکانس 3.6 گیگاهرتز
ریحانه عسکرزاده طرقبه - فاطمه اکبر - علی فتوت احمدی
Few-layered phosphorene synthesis by CVD approach as an anode for sodium-ion battery
Pooya Dehghan - Soraya Hoornam - Zeinab Sanaee - Shams Mohajerzadeh
A Nonlinear, Low-Power, VCO-Based ADC for Neural Recording Applications
Reza Shokri - Yarallah Koolivand - Omid Shoaei - Orazio Aiello - Daniele Caviglia
ساختار گرافنی جاذب کامل چند باندی تراهرتزی با قابلیت تنطیم فرکانس و مستقل از قطبش
یوسف رفیق ایرانی - جواد جاویدان - حمید حیدرزاده
Two-wavelength Quantum Dot Mid-Infrared Photodetectors Using Solution Process Method
Hannaneh Dortaj - Samiye Matloub
Design of a Calibration Circuit for Adaptive Phase-Locked Loop in the 5GHz Range Using CMOS 180nm Technology
Reza MirAlvandi - Mahdi Ehsanian
2D Axisymmetric Modeling of Circular PCB Coils and Solenoids in COMSOL Multiphysics
Farshad Gozalpour - Mohammad Yavari
Ultra Low Power SRAM-PUF for IoT Devices Based on CNTFETs
Alireza Shafiei - Mehrnaz Monajati
Design of 1-1-1 Cascaded Discrete-Time Delta-Sigma Modulator based on Tracking Quantizer
Mohsen Ghaemmaghami - Shahbaz Reyhani
Six-Band Frequency Full Absorber Based on the Heterogeneous Structure of Graphene Metamaterial
Yousef Rafighirani - Javad Javidan - Hamid Heidarzadeh
بیشتر
ثمین همایش، سامانه مدیریت کنفرانس ها و جشنواره ها - نگارش 41.5.5