0% Complete
صفحه اصلی
/
هفتمین کنفرانس بین المللی میکروالکترونیک ایران
A Linearity Enhanced Open-Loop Residue Amplifier for Pipeline ADCs
نویسندگان :
Tohid Kheyrandish
1
Kaveh Azizi
2
Sarang Kazeminia
3
1- دانشگاه صنعتی ارومیه
2- دانشگاه صنعتی ارومیه
3- دانشگاه صنعتی ارومیه
کلمات کلیدی :
open loop RA،linearity enhancement،interstage amplifier،residue amplifier،linearized gain stage
چکیده :
A highly linearized open-loop residue amplifier (RA) is proposed to be used as interstage amplifier in pipeline ADCs. At first, some techniques are applied to linearize the transconductance (Gm) and output impedance (Rout) of the RA. Then a linearizing technique is proposed based on the compensating effect of Gm and Rout where participate in multiplication function to provide gain of RA. The proposed technique yields -61.3dB THD at 100mV input variations at 5MHz frequency when the absolute gain is 2. THD reaches to around -42dB for gain of 4. The proposed RA consumes 0.33mW at 1.8V supply, designed in a 180nm CMOS process.
لیست مقالات
لیست مقالات بایگانی شده
A Low-Power Bandgap Voltage Reference Circuit With Ultra-Low Temperature Coefficient
Elaheh Pakravan - Mortaza Mojarad - Behboud Mashoufi
High Figure of Merit Metasurface Biosensor at Optical Telecommunication Band
Hemin Ebrahimi - Keyhan Hosseini - Mohammad Razaghi
Base Transit Time Investigation of InP/InGaAs HBT Optoelectronic Mixer Using Different Base Doping Profiles
Hassan Kaatuzian - Mehrdad Ghasemi - Mahdi NoroozOliaei
A Gain Enhancement Method Based on Negative Miller-C for Interstage Amplifiers in Pipeline ADCs
Kaveh Azizi - Arash Esmaili
یک مبدل آنالوگ به دیجیتال مبتنی بر مدولاتور سیگما دلتا برای کاربردهای مهندسی - پزشکی با ENOB = 13. 2 bits ، پهنای باند 10 kHz و توان مصرفی 16.9 µ W
علی صداقت - حسین پاک نیت - نوید یثربی
A Novel Approach for Offline and Online Application-Dependent testing of FPGA interconnects
Ahmad Menbari - Hemn Rahimi - Hadi Jahanirad
Ultra Low Power SRAM-PUF for IoT Devices Based on CNTFETs
Alireza Shafiei - Mehrnaz Monajati
Real-Time Edge AI Deployment on Zynq UltraScale+ FPGAs A Versatile Framework for Computer Vision
Alireza Eteghad - Amirhossein Sharifzadeh - Ali Sinaei - Ataollah Panahgholi - Esmaeil Najafiaghdam
A 10-bit, 110-MS/s Synchronous SAR ADC Using a Split‑DAC Architecture with the new comparator
Sajjad Ali Abbasi Yaghmourali - Morteza Mousazadeh
Design of a 0.3-V, 100-Hz, Pseudo-Differential Fourth- Order LPF for ECG Applications
Sajad Sohrabian - Yasin Heydarzadeh - Ziaedin Daie Kouzeh konani
بیشتر
ثمین همایش، سامانه مدیریت کنفرانس ها و جشنواره ها - نگارش 43.9.1
