0% Complete
صفحه اصلی
/
ششمین کنفرانس بین المللی میکروالکترونیک ایران
A runtime reconfigurable exact-approximate full-adder design
نویسندگان :
Keihan Naseri
1
Hadi Jahanirad
2
1- دانشگاه کردستان
2- دانشگاه کردستان
کلمات کلیدی :
Full Adders،approximate computing،re-configurable design،transistor-level design
چکیده :
Approximate arithmetic modules are attractive solution to save power consumption in error resilience applications. Full-adder (FA) as the core-computing module contributes major part of arithmetic modules in digital systems. However, designing the FA module to be applied in both approximate and exact modes would become a major goal in low-power integrated circuits design. In this paper, we present a new configurable FA with runtime configurability between exact and approximate modes at the transistor level. The configurability of the proposed FA achieves using embedded switches in the internal nodes of the circuit. Our circuit provides an output accuracy of 6 in approximate mode. We implemented our adder using GPDK 45-nm technology node and evaluated it by Cadence virtuoso. Our proposed adder consumes 23% lesser power compared to the Mirror Adder when operating in approximate mode.
لیست مقالات
لیست مقالات بایگانی شده
A 7.5 GHz, 60 dB Regulated Cascode Transimpedance Amplifier in 180-nm CMOS Technology for Optoelectronic Applications
Sara Ghorbani - Saeed Olyaee - Mohammad Hossein Maghami
Design of a Synchronous and Asynchronous Up/Down Quaternary Counter Using 32nm-CNTFET Technology
Javad Javidan
Third Harmonic Generation Improvement with BIC based Perovskite Metasurface
Fateme Momeni - Vahid Ahmadi
New Method to Enhance Power Amplifier Efficiency Using Envelope Tracking for the 5G Standard
Alireza Naghilou - Morteza Mousazadeh
تشخیص خرابی یاتاقان موتور خودرو با استفاده از حسگرهای میکروالکترونیکی و سیگنالپردازی شتابسنجی
امین آقائی بدلبو - ارمین نصرالله زاده - امیرحسین محمودی
A Curvature Compensated CMOS Bandgap Voltage Reference With 6.8 ppm/°C Temperature Coefficient and Low Quiescent Current
Elaheh Pakravan - Mortaza Mojarad - Behboud Mashoufi
A 10-bit, 110-MS/s Synchronous SAR ADC Using a Split‑DAC Architecture with the new comparator
Sajjad Ali Abbasi Yaghmourali - Morteza Mousazadeh
Reconfigurable 2.4GHz Low-Noise Amplifier with Switchable Gain States for Multi-Standard Wireless Receivers
Sajad Bazleh - Seyed Kian Mousavikia - Sedighe Babaei Sedaghat - Amir Fathi
Design of a Compact Approximate Multiplier in QCA Technology Using a Three-Layer Architecture
Saeid Seyedi - Hatam Abdoli
Quantitative study of Temperature-Dependent BandGap Energy and Its Influence on Threshold Potential Characteristics of MOS Devices
Hanieh Khakvatan - Sarang Kazeminia
بیشتر
ثمین همایش، سامانه مدیریت کنفرانس ها و جشنواره ها - نگارش 43.4.0
