0% Complete
صفحه اصلی
/
ششمین کنفرانس بین المللی میکروالکترونیک ایران
A runtime reconfigurable exact-approximate full-adder design
نویسندگان :
Keihan Naseri
1
Hadi Jahanirad
2
1- دانشگاه کردستان
2- دانشگاه کردستان
کلمات کلیدی :
Full Adders،approximate computing،re-configurable design،transistor-level design
چکیده :
Approximate arithmetic modules are attractive solution to save power consumption in error resilience applications. Full-adder (FA) as the core-computing module contributes major part of arithmetic modules in digital systems. However, designing the FA module to be applied in both approximate and exact modes would become a major goal in low-power integrated circuits design. In this paper, we present a new configurable FA with runtime configurability between exact and approximate modes at the transistor level. The configurability of the proposed FA achieves using embedded switches in the internal nodes of the circuit. Our circuit provides an output accuracy of 6 in approximate mode. We implemented our adder using GPDK 45-nm technology node and evaluated it by Cadence virtuoso. Our proposed adder consumes 23% lesser power compared to the Mirror Adder when operating in approximate mode.
لیست مقالات
لیست مقالات بایگانی شده
A 12-bit, 100-MS/s Two-Channel Time-Interleaved SAR ADC with a Novel Offset Error Cancellation Method
Seyed Kian Mousavikia - Majid Vatan Parast Aghdami - Morteza Mousazadeh - Khayrollah Hadidi
An Accurate 10-bit 1 kS/s Charge-Redistribution SAR ADC for Sensor Readout Applications
Farshad Gozalpour - Sepehr Zare Teimoori - Kamyab Karimi Sarableh - Rasoul Fathipour - Mohsen Tamaddon
High-level synthesis-based approach for CNN acceleration on FPGA
Adib Hosseiny - Hadi Jahanirad
A 10-bit, 110-MS/s Synchronous SAR ADC Using a Split‑DAC Architecture with the new comparator
Sajjad Ali Abbasi Yaghmourali - Morteza Mousazadeh
Design and Implementation of High-Speed Vedic-Based Squarer Circuit
Zahra Ahmari - Behbood Mashoufi - Amir Fathi - Mir Majid Ghasemi - Golsa Taghizadeh Afshari
Optimization of 6.5 GHz CMOS Low Noise Amplifier Applying Multi-objective Firefly Algorithm
Maryam Babasafari - Mostafa Yargholi - Mohammad Mostafavi
A Low-Power Fully Differential LC Oscillator with Phase Noise Reduction for LTE Applications
Yeganeh Moradzadeh Rezaei - SIROUS TOOFAN - Jafar Sobhi
Robust EEG-Based Lie Detection via GCN and Type-2 Fuzzy Activation
Sobhan Sheykhivand - Tayebeh Azadmousavi - Nastaran Khaleghi - Mehdi Zarei
Impact of Geometrical and Process Design Parameters on the Performance of Schottky Barrier Reconfigurable Field Effect Transistor
Hamid Reza Heydari - Zahra Ahangari - Hamed Nematian - Kian Ebrahim Kafoori
Double-OTA External Capless Low-power LDO Regulator with Enhanced PSR and Transient Response
Mohammad Ahmadi - Emad Ebrahimi
بیشتر
ثمین همایش، سامانه مدیریت کنفرانس ها و جشنواره ها - نگارش 44.5.0