لطفا منتظر بمانید ...
0% Complete
صفحه اصلی
/
هفتمین کنفرانس بین المللی میکروالکترونیک ایران
A 10-bit, 110-MS/s Synchronous SAR ADC Using a Split‑DAC Architecture with the new comparator
نویسندگان :
Sajjad Ali Abbasi Yaghmourali
1
Morteza Mousazadeh
2
1- دانشگاه ارومیه
2- دانشگاه ارومیه
کلمات کلیدی :
SAR ADC،Split DAC،Comparator،Bootstrapped Switch،Synchronous control logic،CMOS
چکیده :
Abstract—This paper presents the design of a 10-bit successive approximation register (SAR) analog-to-digital converter (ADC) operating at a sampling rate of 110 MS/s. The circuit is implemented using a synchronous architecture. To achieve this high-speed performance, key design considerations include the selection and optimization of a high-performance comparator, the implementation of an efficient sampling network, and the adoption of a novel synchronous switching scheme. The proposed ADC achieves an effective number of bits (ENOB) of 9.4 at the Nyquist rate.
لیست مقالات
لیست مقالات بایگانی شده
Real-Time Edge AI Deployment on Zynq UltraScale+ FPGAs A Versatile Framework for Computer Vision
Alireza Eteghad - Amirhossein Sharifzadeh - Ali Sinaei - Ataollah Panahgholi - Esmaeil Najafiaghdam
A Linearity Enhanced Open-Loop Residue Amplifier for Pipeline ADCs
Tohid Kheyrandish - Kaveh Azizi - Sarang Kazeminia
High Figure of Merit Metasurface Biosensor at Optical Telecommunication Band
Hemin Ebrahimi - Keyhan Hosseini - Mohammad Razaghi
An Ultra-Low-Voltage, High-Voltage Gain, Bulk-Driven CMOS Operational Amplifier
Ali Nejati - Mohammad Hossein Maghami
OptiCore: A Novel Approach for Designing a Low Power Multi-Core Processor
Abolfazl Rajaiyan - Yas Hosseini Tehrani - Seyed Mojtaba Atarodi
Ultra Low Power SRAM-PUF for IoT Devices Based on CNTFETs
Alireza Shafiei - Mehrnaz Monajati
Surface Plasmon Resonance-Based Biosensing for Vibrio Cholerae Detection: A Comprehensive Review
Zahra Davarjou - Mohammad Hadi Shahrokh Abadi
New Method to Enhance Power Amplifier Efficiency Using Envelope Tracking for the 5G Standard
Alireza Naghilou - Morteza Mousazadeh
Electro-Thermal Analysis of VCSELs with Multi- Mesa Structures Using 3D Self-Consistent Simulations
Hassan Hooshdar Rostami - Vahid Ahmadi - Saeed Pahlavan
FPGA-Based CNN Accelerator with High Computing Resource Utilization
Raziyeh Foroumandi - Behbood Mashoufi - Amir Fathi
بیشتر
ثمین همایش، سامانه مدیریت کنفرانس ها و جشنواره ها - نگارش 44.9.0
