لطفا منتظر بمانید ...
0% Complete
صفحه اصلی
/
هفتمین کنفرانس بین المللی میکروالکترونیک ایران
A 10-bit, 110-MS/s Synchronous SAR ADC Using a Split‑DAC Architecture with the new comparator
نویسندگان :
Sajjad Ali Abbasi Yaghmourali
1
Morteza Mousazadeh
2
1- دانشگاه ارومیه
2- دانشگاه ارومیه
کلمات کلیدی :
SAR ADC،Split DAC،Comparator،Bootstrapped Switch،Synchronous control logic،CMOS
چکیده :
Abstract—This paper presents the design of a 10-bit successive approximation register (SAR) analog-to-digital converter (ADC) operating at a sampling rate of 110 MS/s. The circuit is implemented using a synchronous architecture. To achieve this high-speed performance, key design considerations include the selection and optimization of a high-performance comparator, the implementation of an efficient sampling network, and the adoption of a novel synchronous switching scheme. The proposed ADC achieves an effective number of bits (ENOB) of 9.4 at the Nyquist rate.
لیست مقالات
لیست مقالات بایگانی شده
Design of a High-Efficiency Deep Bias Class-AB Power Amplifier With 70% PAE at P1dB
Fazel Ziraksaz - Alireza Hassanzadeh
A Linearity Enhanced Open-Loop Residue Amplifier for Pipeline ADCs
Tohid Kheyrandish - Kaveh Azizi - Sarang Kazeminia
Design an active inductor independent of process, voltage and temperature
Fatemeh Miri - Mehdi Ehsanian
Graphene-Based Ring Resonator Ammonia Sensor: Design Optimization for Maximum Sensitivity and Q-Factor
Raheleh Masoumi - Manouchehr Bahrami
DYNAMIC COMPARATOR WITH RAIL-TO-RAIL INPUT COMMON-MODE RANGE
Mahdi Moridi - Morteza Mousazadeh
Design and Implementation of novel Microgrid Inverter
Amirhasan Sobhi - Alireza Zabihi - Sina Chartabi - Mina Salim
طراحی سیستماتیک موجبر فوتونی مبتنی بر سیلیکون نیترید در محدوده نور مرئی
افشین احمدپور - امیر حبیب زاده شریف - فائزه بهرامی چناقلو
Surface Plasmon Resonance-Based Biosensing for Vibrio Cholerae Detection: A Comprehensive Review
Zahra Davarjou - Mohammad Hadi Shahrokh Abadi
Comparison between Hardware/Software Co-design of RiscV Vector and Scalar Implementation of Deep Neural Networks
Seyed Kian Mousavikia - Morteza Mousazadeh
Design and Optimization of a 1‑GHz Folded-Cascode OTA Using the gm/ID Technique With Layout Considerations
Sina Kazemi - Mehdi Ehsanian
بیشتر
ثمین همایش، سامانه مدیریت کنفرانس ها و جشنواره ها - نگارش 44.9.0
