0% Complete
صفحه اصلی
/
هفتمین کنفرانس بین المللی میکروالکترونیک ایران
A 10-bit, 110-MS/s Synchronous SAR ADC Using a Split‑DAC Architecture with the new comparator
نویسندگان :
Sajjad Ali Abbasi Yaghmourali
1
Morteza Mousazadeh
2
1- دانشگاه ارومیه
2- دانشگاه ارومیه
کلمات کلیدی :
SAR ADC،Split DAC،Comparator،Bootstrapped Switch،Synchronous control logic،CMOS
چکیده :
Abstract—This paper presents the design of a 10-bit successive approximation register (SAR) analog-to-digital converter (ADC) operating at a sampling rate of 110 MS/s. The circuit is implemented using a synchronous architecture. To achieve this high-speed performance, key design considerations include the selection and optimization of a high-performance comparator, the implementation of an efficient sampling network, and the adoption of a novel synchronous switching scheme. The proposed ADC achieves an effective number of bits (ENOB) of 9.4 at the Nyquist rate.
لیست مقالات
لیست مقالات بایگانی شده
A Pascal’s Triangle Method for Deriving the Intercept Points of Nonlinear Systems
Yashar Hesamiafshar - Alireza Naghilou - Morteza Mousazadeh
Broadened graded asymmetric waveguide structure for low divergence 915nm diode laser
Seyed Peyman Abbasi - Arash Hodaei
Design and Optimization of a 1‑GHz Folded-Cascode OTA Using the gm/ID Technique With Layout Considerations
Sina Kazemi - Mehdi Ehsanian
Graphene-Based Ring Resonator Ammonia Sensor: Design Optimization for Maximum Sensitivity and Q-Factor
Raheleh Masoumi - Manouchehr Bahrami
A MEMS Resonant Pressure Sensore Based on 2D Graphene Material
Amir Noroolahi - Farshad Babazadeh
High-Speed Approximate Addition with Half Adder-Based Multi-Stage Architecture
Haniyeh Bazleh - Hadiseh Babazadeh
Three-Phase Bidirectional Integrated Meter Using Hall Effect Sensor in 0.5um CMOS Process
Shayan Anzali - Morteza Mousazadeh - Khayrollah Hadidi
A Low-Power Differential Ring VCO Using An Active Inductor For Wireless Applications
Mahdi Alijani - Mohammadmahdi Javanmardi - Adib Abrishamifar
A 10-bit, 110-MS/s Synchronous SAR ADC Using a Split‑DAC Architecture with the new comparator
Sajjad Ali Abbasi Yaghmourali - Morteza Mousazadeh
Dual-Mode Gain Control in a Two-Stage Programmable Gain Amplifier
Javad Mostofisharq
بیشتر
ثمین همایش، سامانه مدیریت کنفرانس ها و جشنواره ها - نگارش 43.4.0
