0% Complete
صفحه اصلی
/
هفتمین کنفرانس بین المللی میکروالکترونیک ایران
FPGA-Based CNN Accelerator with High Computing Resource Utilization
نویسندگان :
Raziyeh Foroumandi
1
Behbood Mashoufi
2
Amir Fathi
3
1- دانشگاه ارومیه
2- دانشگاه ارومیه
3- دانشگاه ارومیه
کلمات کلیدی :
Convolutional neural networks (CNNs)،FPGA-based accelerator،parallel computing
چکیده :
The rapid advancement of Convolutional Neural Networks (CNNs) has created a growing demand for hardware accelerators capable of performing CNN inference efficiently. FPGA-based CNN accelerators are particularly attractive due to their high performance, low power consumption, and inherent reconfigurability. This work presents an FPGA-based CNN accelerator employing a multi-computing engine architecture for convolution operations to enhance computational efficiency and achieve high throughput. The design exploits multiple levels of parallelism with optimized parallelism parameters, a data reordering unit to ensure continuous data delivery to the Processing Element (PE) array without idle cycles, and an optimized buffer structure to maximize computing resource utilization. The proposed accelerator was evaluated on the Xilinx XC7VX690T FPGA using VGG16 benchmark. Results show computing efficiency of 98.92%, outperforming existing FPGA-based CNN accelerators.
لیست مقالات
لیست مقالات بایگانی شده
Design of Silicon Nitride Slot Waveguide for Methane Gas Sensing in the Mid-infrared Region
Maryam Mirzalou - Faezeh Bahrami-Chenaghlou - Afshin Ahamdpour - AmirMasoud Taheri
Light Trapping in InAsSb-based barrier Photodetectors for Enhanced Mid-Wave Infrared Bio-Medical Sensing: A Study on Jurkat Biomarker Detection
Maryam Shaveisi - Peiman Aliparast - Ng Sha Shiong
طراحی سیستماتیک موجبر فوتونی مبتنی بر سیلیکون نیترید در محدوده نور مرئی
افشین احمدپور - امیر حبیب زاده شریف - فائزه بهرامی چناقلو
Current-Mode Wideband Frontends With Linearity Enhancement for 5G Receivers
Adibeh Rahmani - Mortaza Mojarad - Seyed Sadra Kashef
A High-Precision Low-Dropout Regulator With High Current Efficiency and Slew-Rate Enhancement
Yeganeh Moradzadeh Rezaei - Mortaza Mojarad
A Common-mode Insensitive Regenerative Comparator with New Dynamic-Bias Technique for Low Supply Voltage Applications
Saba Iesakhani - Hadi Pahlevanzadeh
Design of a time difference amplifier using phase-locked loop circuit blocks
Sina Bakhshi - Mehdi Ehsanian
A Novel CMOS Capacitance Detection Circuit with Zepto-Farad Resolution Dedicated for Life Science Applications
Tayebeh Azadmousavi - Sobhan Sheykhivand Kashtiban - Reza Hadjiaghaie Vafaie - Ebrahim Ghafar-Zadeh
A Low-Power Fully Differential LC Oscillator with Phase Noise Reduction for LTE Applications
Yeganeh Moradzadeh Rezaei - SIROUS TOOFAN - Jafar Sobhi
A 5.5 GHz LNA for Wi-Fi7 Application in IEEE 802.11be Standard
Elaheh Pakravan - SIROUS TOOFAN - Jafar Sobhi - Reza Daie Kouzehkanani
بیشتر
ثمین همایش، سامانه مدیریت کنفرانس ها و جشنواره ها - نگارش 42.6.0