0% Complete
صفحه اصلی
/
ششمین کنفرانس بین المللی میکروالکترونیک ایران
Design of Floating-Point Multiplier Architecture with Adaptive Data Timing Channels
نویسندگان :
Hoda Ghabeli
1
1- آزاد اسلامی کرمان
کلمات کلیدی :
Arithmetic Circuits،floating-point multiplier،multi-path mantissa processing
چکیده :
Abstract— The mantissa multiplication is a significant portion of the floating-point multiplier. In this paper, a multi-path mantissa processing (MPM) floating-point multiplier scheme is proposed. The mantissa computation path is divided into several sub-paths for higher execution speed and energy efficiency. The computation paths are considered based on the characteristics of the input data to reduce the risk of generating approximate results. Different input data can generate variable latency and data time channels. The proposed architecture includes a design of a modified 5-2 compressor for a specific range of floating-point data for utilization in a floating-point multiplier. An adaptive data time channels approach employs a controller to select the appropriate path according to the input data. The proposed design operates in parallel with the exact module and is accurate, which improves the operating speed of the entire circuit.
لیست مقالات
لیست مقالات بایگانی شده
Design of a 0.3-V, 100-Hz, Pseudo-Differential Fourth- Order LPF for ECG Applications
Sajad Sohrabian - Yasin Heydarzadeh - Ziaedin Daie Kouzeh konani
A Transimpedance Amplifier With Extended Bandwidth in 90-nm CMOS Technology
Ahmad Najjari - Mohammad Yavari
Synthesis of TiNb2O7 by mechanical alloying and subsequent heat treatment as an anode material for Li-ion batteries
Shiva Rashidi Kia - Mehdi Khodae
طراحی و شبیه سازی سوییچ و مدولاتور الکترواپتیک مبتنی بر گرافن در طیف مادون قرمز میا نی با بهره گیری از ساختار JFET
توفیق نورمحمدی
Current-Mode Wideband Frontends With Linearity Enhancement for 5G Receivers
Adibeh Rahmani - Mortaza Mojarad - Seyed Sadra Kashef
طراحی آنتن پچ تراهرتز قابل تنظیم با استفاده از سوییچهای گرافنی برای کاربردهای گسترده فرکانسی
امیر امینی - موسی عبداله وند یاجلو - مهدی نوشیار
Enhanced sensitivity of ISFET pH-sensor utilizing reduced Graphene Oxide
Hossein Rezaei Estakhroyeh - Mahdiyeh Mehran - Esmat Rashedi
Impact of Geometrical and Process Design Parameters on the Performance of Schottky Barrier Reconfigurable Field Effect Transistor
Hamid Reza Heydari - Zahra Ahangari - Hamed Nematian - Kian Ebrahim Kafoori
FPGA-Based CNN Accelerator with High Computing Resource Utilization
Raziyeh Foroumandi - Behbood Mashoufi - Amir Fathi
Frequency Response and Design Based on gm/ID of Amplifier in CNFET Technology
S. Mohammadali Zanjani - Mehdi Dolatshahi - Massoud Dousti - Zahra Alaie - Ata Jahangir Moshayedi - Arash Mehrabi
بیشتر
ثمین همایش، سامانه مدیریت کنفرانس ها و جشنواره ها - نگارش 43.4.0
