کنفرانس بین المللی میکروالکترونیک ایران

صفحه اصلی / ششمین کنفرانس بین المللی میکروالکترونیک ایران

Design of Floating-Point Multiplier Architecture with Adaptive Data Timing Channels

نویسندگان :

Hoda Ghabeli¹

1- آزاد اسلامی کرمان

کلمات کلیدی :

Arithmetic Circuits،floating-point multiplier،multi-path mantissa processing

چکیده :

Abstract— The mantissa multiplication is a significant portion of the floating-point multiplier. In this paper, a multi-path mantissa processing (MPM) floating-point multiplier scheme is proposed. The mantissa computation path is divided into several sub-paths for higher execution speed and energy efficiency. The computation paths are considered based on the characteristics of the input data to reduce the risk of generating approximate results. Different input data can generate variable latency and data time channels. The proposed architecture includes a design of a modified 5-2 compressor for a specific range of floating-point data for utilization in a floating-point multiplier. An adaptive data time channels approach employs a controller to select the appropriate path according to the input data. The proposed design operates in parallel with the exact module and is accurate, which improves the operating speed of the entire circuit.

لیست مقالات

لیست مقالات بایگانی شده

ساختار گرافنی جاذب کامل چند باندی تراهرتزی با قابلیت تنطیم فرکانس و مستقل از قطبش

یوسف رفیق ایرانی - جواد جاویدان - حمید حیدرزاده

An Improved 8-Bit Flash ADC Evaluated with Histogram-Based Error Detection Concept

Seyed Mohammadreza Heydarian - Nabiollah Shiri

Temperature Sensor Based on a Plasmonic MIM Waveguide with a Grill-Shaped Cavity

Mahsa Ahadi - Mohammad Ghanavati - Hamid Vahed - Mohammad Azim Karami

A differential ring VCO with a new structure for the pre-charger and pre-discharger method

Vahid Khodadadi Viaee - Mahdi Alijani - Adib Abrishamifar

First Principles Study of Optical and Electrical Properties for Mixed-halide 2D BA2PbBr4-xClx (x=0, 2, and 4) as an Active Layer of Perovskite Light Emitting Diode

ُSamad Shokouhi - Seyedeh Bita Saadatmand - Vahid Ahmadi

Frequency Response and Design Based on gm/ID of Amplifier in CNFET Technology

S. Mohammadali Zanjani - Mehdi Dolatshahi - Massoud Dousti - Zahra Alaie - Ata Jahangir Moshayedi - Arash Mehrabi

A runtime reconfigurable exact-approximate full-adder design

Keihan Naseri - Hadi Jahanirad

Low-Overhead Behavioral Locking for Security of Analog and AMS Integrated Circuits

Paria Farajzadeh - Samad Sheikhaei

A Nonlinear, Low-Power, VCO-Based ADC for Neural Recording Applications

Reza Shokri - Yarallah Koolivand - Omid Shoaei - Orazio Aiello - Daniele Caviglia

A 1.8 V to 3.3 V High-Efficiency Integrated Boost Converter for Low-Power Portable Applications

Shayan Anzali - SIROUS Toofan - Jafar Sobhi - Ziaaddin Daie Kouzehkanani

بیشتر

ثمین همایش، سامانه مدیریت کنفرانس ها و جشنواره ها - نگارش 42.6.0