لطفا منتظر بمانید ...
0% Complete
صفحه اصلی
/
هفتمین کنفرانس بین المللی میکروالکترونیک ایران
Real-Time Edge AI Deployment on Zynq UltraScale+ FPGAs A Versatile Framework for Computer Vision
نویسندگان :
Alireza Eteghad
1
Amirhossein Sharifzadeh
2
Ali Sinaei
3
Ataollah Panahgholi
4
Esmaeil Najafiaghdam
5
1- دانشگاه صنعتی سهند
2- دانشگاه صنعتی سهند
3- دانشگاه اصفهان
4- دانشگاه صنعتی سهند
5- دانشگاه صنعتی سهند
کلمات کلیدی :
Edge AI Deployment،Zynq UltraScale+،Vitis AI،DPU،Real-Time Computer Vision،FPGA Acceleration
چکیده :
Artificial intelligence (AI) applications in edge computing, especially computer vision, are expanding quickly, necessitating the need for systems that can effectively and instantly implement deep learning models. FPGA architectures offer an appropriate platform in this regard because of their reconfigurability, parallel processing, and high speed. However, most existing approaches address only parts of the design flow, and comprehensive end-to-end frameworks are rarely introduced. This work provides a thorough approach to implementing AI models on Zynq UltraScale+ FPGAs using Vitis AI and the Deep Processing Unit (DPU). Thanks to the high flexibility that the proposed framework offers in the choice of inputs and outputs, any desired model, including pre-trained models, can be used. Cameras or sensors can provide the inputs, and HDMI, LCD, or other interfaces can display the outputs. The steps in the implementation process include designing Vivado hardware with DPU integration, creating XSA files, building Petalinux images using official Vitis AI recipes, and executing quantized models on a board. The efficiency and versatility of the proposed framework are demonstrated by the Zynq UltraScale+ board's processing time per image using the MNIST dataset, which is approximately 0.21 ms (≈4,740 FPS).
لیست مقالات
لیست مقالات بایگانی شده
An Area-Efficient Low-Power Frequency-Doubler Circuit Implemented on Differential VCOs
Elham Sharifi - Sarang Kazeminia - Keyvan Ghorbani
Design of Electrical Stimulation Circuit in 180 nm/1.8 V Standard CMOS Process
Askandar Nikzad - Mohammad Yavari - Amir Kashi
A 2x1 Bit Multiplier Based on Vibrating Microelectromechanical Resonators
ALI DELVAR - Farshad Babazadeh
Optimized design of Lower Complexity Reversible Toffoli Gate in QCA Technology
Saeid Seyedi - Hatam Abdoli
Design and Simulation of a 2.4 GHz Class E Power Amplifier With High PAE and Linearity Improvement in 0.13μm CMOS Technology
Hamidreza Taghavi gharaghaji - Morteza Mojarad
Design of a time difference amplifier using phase-locked loop circuit blocks
Sina Bakhshi - Mehdi Ehsanian
طراحی حسگر تراهرتز مبتنی بر ضریب شکست برای تعیین مشخصات مواد
سهیل هادی پور - پژمان رضائی
A 10-bit, 110-MS/s Synchronous SAR ADC Using a Split‑DAC Architecture with the new comparator
Sajjad Ali Abbasi Yaghmourali - Morteza Mousazadeh
یک موتور محاسباتی آنالوگ برای شبکههای عصبی کانولوشنال با بهرهگیری از تکنیک Gm-Scaling
عرفان بستانچی - مرتضی موسی زاده
Enhanced sensitivity of ISFET pH-sensor utilizing reduced Graphene Oxide
Hossein Rezaei Estakhroyeh - Mahdiyeh Mehran - Esmat Rashedi
بیشتر
ثمین همایش، سامانه مدیریت کنفرانس ها و جشنواره ها - نگارش 44.9.0