0% Complete
صفحه اصلی
/
هفتمین کنفرانس بین المللی میکروالکترونیک ایران
A High-Speed, Tunable Dead-Zone Phase-Frequency Detector
نویسندگان :
Zaher Kakehbra
1
Khayrollah Hadidi
2
1- دانشگاه ارومیه
2- دانشگاه ارومیه
کلمات کلیدی :
phase frequency detector،phase-locked loop،clock generation
چکیده :
In this paper, a high-speed open-loop phase-frequency detector is introduced that provides significant design flexibility to generate control signals applied to the charge-pump with optimal pulse-width depending on the application. The proposed circuit only utilizes 10 transistors; hence, it consumes low power and occupies a small area. The circuit is simulated in TSMC 0.18µm CMOS process to validate its performance. Its characteristic in a dedicated circuit design shows zero dead zone, making it suitable for high-speed, high-precision applications. It consumes 99µw power from a 1.8V supply voltage in 500MHz operation frequency.
لیست مقالات
لیست مقالات بایگانی شده
A 7.5 GHz, 60 dB Regulated Cascode Transimpedance Amplifier in 180-nm CMOS Technology for Optoelectronic Applications
Sara Ghorbani - Saeed Olyaee - Mohammad Hossein Maghami
DYNAMIC COMPARATOR WITH RAIL-TO-RAIL INPUT COMMON-MODE RANGE
Mahdi Moridi - Morteza Mousazadeh
High Figure of Merit Metasurface Biosensor at Optical Telecommunication Band
Hemin Ebrahimi - Keyhan Hosseini - Mohammad Razaghi
Influence of piezoelectric actuator on the stability of micromechanical device via Casimir force
Fatemeh Mahdi Maleki - Fatemeh Tajik
طراحی نوسانگر ولتاژ پایین با کمترین نویزفاز گزارش شده در ناحیه 1/f^3 در فرکانس 3.6 گیگاهرتز
ریحانه عسکرزاده طرقبه - فاطمه اکبر - علی فتوت احمدی
Design and Numerical Assessment of a Novel Dielectrophoretic Microfluidic Chip to Separate CTCs
Fatemeh Ghaffari - Hadi Veladi
Magnetic Propoerties of Permalloy (Co-Ni-Fe) Electroplated Film on Graphene-Oxide (GO) Thin Film Based on Copper Substrate
Ali Rezaei
Passive Component Area Optimization of Fully Integrated Hybrid Switched Capacitor Converter
Hossein Bemanalizadeh - Nasrin Rezaei-Hosseinabadi - S.Ali Khajehoddin
A 12-bit, 100-MS/s Two-Channel Time-Interleaved SAR ADC with a Novel Offset Error Cancellation Method
Seyed Kian Mousavikia - Majid Vatan Parast Aghdami - Morteza Mousazadeh - Khayrollah Hadidi
مدلسازی و ارزیابی ساختار DMG-FinFET با گیت دوگانه و هندسه نانومقیاس
بهاره میرزاپور شیراینی - محسن داوودی
بیشتر
ثمین همایش، سامانه مدیریت کنفرانس ها و جشنواره ها - نگارش 44.5.0
