0% Complete
صفحه اصلی
/
پنجمین کنفرانس بین المللی میکروالکترونیک ایران
Design of 1-1-1 Cascaded Discrete-Time Delta-Sigma Modulator based on Tracking Quantizer
نویسندگان :
Mohsen Ghaemmaghami
1
Shahbaz Reyhani
2
1- دانشگاه گیلان
2- دانشگاه گیلان
کلمات کلیدی :
Analog to digital converter،Digital to analog converter،Cascaded discrete-time delta-sigma modulator،Tracking quantizer
چکیده :
In this article, a multi-bit discrete-time delta-sigma modulator based on tracking quantizer for use in telecommunication applications is presented. The proposed 4-bit quantizer uses a comparator, an internal digital-to-analog converter (DAC) and a digital control circuit to predict the integrator output within one clock pulse. In addition, the use of one comparator in the proposed quantizer reduces the power and area consumption of the proposed modulator. In order to study the performance of the proposed method, a 1-1-1 cascaded multi-bit discrete-time delta-sigma with 4-bit proposed quantizer is designed and simulated at the transistor level in 180 nm CMOS technology. The simulation results show a signal-to-noise and distortion ratio (SNDR) of 72.9 dB in a bandwidth of 500 kHz. The oversampling ratio (OSR), power supply voltage and power consumption of the proposed modulator are 32, 1.8 V and 3.3 mW, respectively. In this design, the figure of merits (FoMs) are equal to 0.91 pJ/conv-step and 154.30 dB.
لیست مقالات
لیست مقالات بایگانی شده
Thorough Analysis of mm-Wave Broadband Planar and Vertical Transitions for Loss Reduction of Interconnects in Multilayer PCBs
Pouay Namaki - Nasser Masoumi - Mohammad-Reza Nezhad-Ahmadi
طراحی و تحلیل یک انتگرالگیر زمانی مرتبه کسری در فناوری هایبرید پلاسمونی گرافنی
افشین احمدپور - امیر حبیب زاده شریف - فائزه بهرامی چناقلو
جاذب کامل مبتنی بر گرافن با حساسیت بالا برای کاربردهای تشخیص سرطان
علیرضا پیله رودی - جواد جاویدان - حمید حیدرزاده
Neural networks & logistic regression for FPGA hardware trojan detection
Milad Pazira - Yasser Baleghi - Mohammad-Ali Mahmoodpour
Design and Simulation of a 2.4 GHz Class E Power Amplifier With High PAE and Linearity Improvement in 0.13μm CMOS Technology
Hamidreza Taghavi gharaghaji - Morteza Mojarad
Design of Floating-Point Multiplier Architecture with Adaptive Data Timing Channels
Hoda Ghabeli
Design of a High-Efficiency Deep Bias Class-AB Power Amplifier With 70% PAE at P1dB
Fazel Ziraksaz - Alireza Hassanzadeh
A Low-Power Differential Ring VCO Using An Active Inductor For Wireless Applications
Mahdi Alijani - Mohammadmahdi Javanmardi - Adib Abrishamifar
A Low-Noise Amplifier with Bandwidth Extension and Noise Cancellation for 5G Receivers
Pardis Javanbakht - Mortaza Mojarad
Role of Doping Concentration of n- and p-Strip Regions on Optoelectronical Characterization in IBC-SHJ Solar Cell
Pegah Paknazar - Maryam Shakiba
بیشتر
ثمین همایش، سامانه مدیریت کنفرانس ها و جشنواره ها - نگارش 41.5.5