0% Complete
صفحه اصلی
/
ششمین کنفرانس بین المللی میکروالکترونیک ایران
OptiCore: A Novel Approach for Designing a Low Power Multi-Core Processor
نویسندگان :
Abolfazl Rajaiyan
1
Yas Hosseini Tehrani
2
Seyed Mojtaba Atarodi
3
1- دانشگاه صنعتی شریف
2- دانشگاه صنعتی شریف
3- دانشگاه صنعتی شریف
کلمات کلیدی :
Power Consumption،multi-core processor،processor،OptiCore،FPGA،low power
چکیده :
Designing multi-core processors is one of the crucial topics in advancing technology. In the realm of multi-core processors, one of the fundamental challenges is determining the optimal number of cores for executing a program efficiently. To achieve this, various parameters, including power consumption and execution time, must be taken into consideration. In this paper, a multi-core processor has been designed, implemented on FPGA, and its experimental results have been evaluated. The execution time of the desired program on different core counts has been measured and reported. Additionally, a new circuit for measuring power consumption has been presented for connecting to the FPGA. Experimental results of power consumption under various conditions have been measured, leading to the introduction of an optimal design. Based on the obtained results and the Figure of Merit (FoM) introduced for selecting the optimal number of cores, which considers program requirements, conditions, and specified criteria of adequacy, the optimal design has been chosen. The optimal number of cores for processing a specific program has been calculated, and then only the specified number of cores will be active for processing that program, significantly reducing the system's power consumption.
لیست مقالات
لیست مقالات بایگانی شده
طراحی آنتن پچ تراهرتز قابل تنظیم با استفاده از سوییچهای گرافنی برای کاربردهای گسترده فرکانسی
امیر امینی - موسی عبداله وند یاجلو - مهدی نوشیار
Design and Performance Analysis of a Diplexer for Simultaneous GSM and Bluetooth Communication
Hamid Rahimpour - Sajjad Mohammadian - Reza Nemati
An Integrated Wearable Bio-Impedance Spectroscopy System for Remote Monitoring Heart Failure in 65nm CMOS Technology
Arman Ghouchani - Mohammad Sharifkhani
طراحی شمارنده بالا پایین شمار سنکرون 8 بیتی بسیار سریع مبتنی بر شمارش در دولبه پالس ساعت با استفاده از ترانزیستورهای نانو لوله کربنی32 نانومتر
جواد جاویدان
Neural networks & logistic regression for FPGA hardware trojan detection
Milad Pazira - Yasser Baleghi - Mohammad-Ali Mahmoodpour
Quantum Machine Learning Acceleration with Quantum Control Techniques
Sara Mahmoudi Rashid
Graphene-Based Ring Resonator Ammonia Sensor: Design Optimization for Maximum Sensitivity and Q-Factor
Raheleh Masoumi - Manouchehr Bahrami
An Improved 8-Bit Flash ADC Evaluated with Histogram-Based Error Detection Concept
Seyed Mohammadreza Heydarian - Nabiollah Shiri
MHz Range Integrated Circuit for Battery Cell Balancing with Closed Loop ZVS Control
Seyed Ali Ghasemzadeh - Nasrin Rezaei-Hosseinabadi - S. Ali Khajehoddin
یک موتور محاسباتی آنالوگ برای شبکههای عصبی کانولوشنال با بهرهگیری از تکنیک Gm-Scaling
عرفان بستانچی - مرتضی موسی زاده
بیشتر
ثمین همایش، سامانه مدیریت کنفرانس ها و جشنواره ها - نگارش 43.4.0