0% Complete
صفحه اصلی
/
پنجمین کنفرانس بین المللی میکروالکترونیک ایران
Optimization of 6.5 GHz CMOS Low Noise Amplifier Applying Multi-objective Firefly Algorithm
نویسندگان :
Maryam Babasafari
1
Mostafa Yargholi
2
Mohammad Mostafavi
3
1- دانشگاه زنجان
2- دانشگاه زنجان
3- دانشگاه زنجان
کلمات کلیدی :
Firefly Algorithm (FA)،Low Noise Amplifier،Multi-objective Function
چکیده :
This paper demonstrates an optimal low noise amplifier (LNA) design with applying Firefly Algorithm (FA). The FA is applied to optimize the noise figure (NF) and gain (similar to the input and output matching and linearity), although validating entirely the design constraints. Subsequently, there are five objectives for optimizing; they may treat as multi-objective optimization. Weighted sum access is accustomed to convert these objectives to a single objective function. Weights are set consistent through the objective function precedence. The suggested LNA has a cascode construction with an inductive source degeneration circuit for use at 6.5 GHz frequency; it is exploited to implement in ADS software at the UMC 0.18 µm CMOS technology with a 1.8 V supply voltage. The considered LNA has simulated assessments: Input reflection coefficient (S11) of -21dB, Output reflection coefficient (S22) of -14 dB, Voltage gain (S21) of 19.74 dB, noise figure (NF) of 1.42 dB, and IIP3 of -3 dBm at 6.5 GHz. The optimized LNA parameter assessment utilizing FA when simulated in MATLAB environment is instituted to be -26.46 dB, -18.41 dB, 20.51 dB, 1.29 dB and 0.325 dBm for S11, S22, S21, NF, and IIP3, respectively. The FA execution in optimizing the LNA parameters is also associated with the execution of other similar contemporary algorithms like particle swarm optimization (PSO) and cuckoo search algorithm (CSA). The consequences completely verify the FA’s superiority over other methods in expressions of its computational consistency and proficiency.
لیست مقالات
لیست مقالات بایگانی شده
Design of a High Voltage Common Mode Resilient FlexRay Receiver in 180nm/5V CMOS Process
Hamid Sadat Mansoury - Saeed Saeedi - Mojtaba Atarodi
Comparison between Hardware/Software Co-design of RiscV Vector and Scalar Implementation of Deep Neural Networks
Seyed Kian Mousavikia - Morteza Mousazadeh
A Low-Power Bandgap Voltage Reference Circuit With Ultra-Low Temperature Coefficient
Elaheh Pakravan - Mortaza Mojarad - Behboud Mashoufi
Design of a Calibration Circuit for Adaptive Phase-Locked Loop in the 5GHz Range Using CMOS 180nm Technology
Reza MirAlvandi - Mahdi Ehsanian
A Low-Power Fully Differential LC Oscillator with Phase Noise Reduction for LTE Applications
Yeganeh Moradzadeh Rezaei - SIROUS TOOFAN - Jafar Sobhi
A Bootstrapped Switch Based Efficient CMOS Full-Wave Active Rectifier for Biomedical Implants
Mahmood Alibakhshi - Farshad Gozalpour - Yarallah Koolivand
A High-Precision Low-Dropout Regulator With High Current Efficiency and Slew-Rate Enhancement
Yeganeh Moradzadeh Rezaei - Mortaza Mojarad
High Figure of Merit Metasurface Biosensor at Optical Telecommunication Band
Hemin Ebrahimi - Keyhan Hosseini - Mohammad Razaghi
Design and Fabrication of Carbon Nanoparticles-Based Sensor by Arc Discharge Method
Golsa Taghizadeh Afshari - Mohammad Taghi Ahmadi - Amir Fathi
Design of Floating-Point Multiplier Architecture with Adaptive Data Timing Channels
Hoda Ghabeli
بیشتر
ثمین همایش، سامانه مدیریت کنفرانس ها و جشنواره ها - نگارش 41.1.2